Abstract: Large inductance requirements (for accuracy) in switching power supplies for portable applications impede system-on-chip (SoC) integration and therefore form-factor reduction because on-chip inductances are invariably low and off-chip inductors intolerably obtrusive. Cancelling the current ripple of innately small onchip inductors, however, keeps the effective output current ripple and its resulting output voltage variation (i.e. accuracy) within acceptable window limits (e.g. 50 -200 mA and 20 -50 mV), effectively multiplying the on-chip inductance and circumventing the need for bulky off-chip inductors. To this end, while gyrators and other voltage-mode inductor multiplier circuitry simulate relatively high inductances, they cannot supply the 250 -750 mW loads typically attached to battery-powered switching regulators, which the predictive currentmode multipliers discussed in this paper can. The basic objective is to cancel the ac inductor current ripple with an inverting ac replica and allow the on-chip inductor to source the full dc load. Ac mismatches in the form of amplitude, delay and non-linearity, however, limit the extent to which the original ac ripple is cancelled, constraining the inductor multiplication factor to finite values. The foregoing paper describes, illustrates and derives the effects of these mismatches on the multiplication factor and shows how realistic non-idealities (e.g. up to 10% gain error and less than 10 ns of delay) can yield inductance multiplication factors of 125 H/H at 100 kHz and 11.5 H/H at 10 MHz in a practical switching dc-dc power-supply integrated circuit (IC).
Inductor multiplication
Switching dc -dc supplies are bulky, yet essential fixtures in portable and stationary microelectronic applications. The fact is state-of-the-art dc -dc converters used to drive processors, backlights, power amplifiers (PAs) and the like, require discrete off-chip power inductors. The magneticbased buck converter shown in Fig. 1 , for example, converts a 2.7-4.2 V Li-ion voltage (i.e. V IN ) into a steady 1.2 V supply (i.e. v O ) by modulating how often transistor M P connects switching node v SW to V IN ; in other words, because inductor L is a short circuit at dc, the average value of v SW equates to the average value of
where V O is the average value of v O and d MP the duty cycle of M P . The switching action of v SW , however, causes the voltage across the inductor to alternate between V IN 2v O and 2v O and its current i L to rise and fall as a result. The rippling current (ac component) ultimately flows into output capacitor C O and produces an ac voltage at the output. This ac ripple voltage, which constitutes accuracy degradation, is inversely proportional to inductance L O , which is why large off-chip inductors are typically used. Although on-chip inductors with plated ferromagnetic layers are promising [1] [2] [3] [4] , state-of-the-art on-chip inductances are prohibitively low, on the order of 20-100 nH, and increasing the number of turns increases the ohmic losses across its increased equivalent series resistance (ESR) while using cores with higher permeability decreases the onset of saturation conditions. Note M N conducts whenever M P does not, which means M N 's duty cycle complements d MP and is equal to 1 2 d MP , or by convention, d
The 'linear-assisted converters' in [5, 6] , 'gyrators' in [7, 8] , 'active filters' in [9] [10] [11] and 'inductor multipliers' in [12, 13] attenuate the ac ripple current driven into C O by subtracting a circuit-derived complementary ripple replica current i R from on-chip inductor current i L (Fig. 1) , the difference of which constitutes a smaller effective ripple current (i.e. i L(eff) ) that produces less voltage variations in v O (i.e. across C O ). If i R were an exact inverting replica of the ac component of i L , i L(eff) would carry no ac component to drive into C O and v O would consequently be free of ripple. Because a larger inductor induces lower ripple currents, the circuit generating i R is said to be an inductor multiplier, and since an infinitely large inductor produces no ripple, an exact inverting copy yields infinite inductor gain (i.e. infinitely high inductor multiplication factor). Note increasing switching frequency also reduces the ripple current, but additional passives and burst-mode operation are required to implement the resonant topologies that mitigate the increased switching losses, and so reductions in the physical area and voltage ripple are never fully realised. The fact is increasing the switching frequency enough for on-chip inductors to be viable can be impractical in some applications (e.g. when restricted to low-voltage process technology) and might negate the efficiency advantage switching regulators have over their linear counterparts [14, 15] , which are considerably easier and less costly to integrate. Inductor multipliers present their own challenges and also heavily impact converter efficiency, but an integrated prototype has been developed that demonstrates current-ripple suppression of more than an order of magnitude and also compares favourably with other strategies in terms of efficiency.
Given the systematic nature of inductor current i L -it rises and falls on cue and in proportion to V IN and V O -both [10, 13] predict (rather than sense) and reproduce the ac component of i L via inverting replica i R . The basic idea is that integrating the voltage across L O with a capacitor produces an ac triangular voltage that is analogous to i L so converting this ripple voltage into a current with an inverting transconductor yields i R . Unfortunately, neither the transconductance nor the capacitance track L O so i R is not entirely accurate, plus i R lags i L (in time) and finite resistances across the integrating capacitor distort the otherwise triangular voltage. Irrespective of the scheme, however, errors in amplitude, delay and linearity such as these change the ultimate amplitude and shape of the current driven into C O (i.e. i L(eff) ), limiting the efficacy of the multiplying circuit in switching regulator applications (i.e. the amount by which the effective inductance appears larger). For example, the amplitude of i L(eff) is still almost half of i L in one experiment with the integrated prototype inductor multiplier shown in Fig. 2a , and as shown in Fig. 2b , its waveform is not triangular. (Although the copper wires added to capture these waveforms with a current probe introduced several nanohenries to the circuit, L O was 4.7 mH so the parasitic effects of the wires were negligible, and considering the wires were only included for the sake of the measurement, their effects do not apply to practical applications, even when using small on-chip inductors.) The ripple suppression in this example is limited because i R (which is not shown) is only 260 mA PP and delayed by 35 ns relative to i L . While literature of multiphase converters, such as [16, 17] , analyse the cancellation effect of complementary current ripples with respect to amplitude errors, delay and non-linearity effects because of finite time constants, either of which can 2 Individual errors
Linear (amplitude) error
The first error to consider is a variation in amplitude when the peak-to-peak value of inverting replica current i R differs from that of the ac component in inductor current i L (i.e. i l ), as depicted in Fig. 3 . This error has been acknowledged before in the context of multiphase converters [16] , in which the ripple currents through two or more inductors are meant to cancel each other. With a linear error of this sort, the effective ripple current driven into C O (i.e. i l(eff) ), which is the sum of i l and i R , retains a triangular shape but with smaller amplitude
where K A is the fractional amplitude-error coefficient, which can be positive or negative. Because the ultimate metric in a switching power supply is its peak-to-peak output ripple voltage, the inductor multiplication factor amounts to the peak-to-peak ratio of Di L to Di L(eff) , which in this case is the reciprocal of
or equivalently, by definition, the ratio of equivalent inductance L Eff that would have produced i L(eff) and onchip inductance L O , where M I.A is the multiplication factor when only an error in amplitude exists.
Delay (timing) error
A delay error in inverting replica current i R with respect to i L is more problematic because its effect on effective output current Di L(eff) is to substantially increase its ac ripple, especially under high di L /dt conditions, when the voltage across the inductor is relatively large, and with increasing switching frequencies, as delay t d becomes a larger fraction of switching period T SW . Fig. 4 illustrates a replica current i R that, other than being delayed by t d , is perfectly matched to the ac portion of i L . The effect of the delay on i L(eff) when i L and 2i R both rise (or fall) is a constant difference Di L(eff).R (or Di L(eff).F ). During the times i L rises and 2i R falls, and vice versa, i L(eff) rises and falls linearly to and from peak values Di L(eff).R and 2Di L(eff).F , the net result of which is a trapezoidal ac current into output capacitor C O , as shown in Fig. 4 . The trapezoidal shape is an unfortunate result in so far as it complicates control of a switching regulator. Since this shape is a result of delay, which cannot be completely eliminated in any active filter, it will always be a feature of i L(eff) that may in some cases dominate other errors, so it must be characterised.
Rising difference Di L(eff).R is the product of rising rate di L þ /dt and delay t d , which is inversely proportional to L O and directly proportional to the voltage across
The total ac peak-to-peak current in i L(eff) is the sum of the aforementioned rising and falling difference currents (i.e.
is the product of rising rate di L þ /dt and M P 's on time, the latter of which is the product of
where f SW is the switching frequency 1/T SW . As before, within the context of switching power supplies, the effective inductor multiplication factor is the ratio of Di L(eff) and Di L , which in the presence of a delay yields a factor that is directly proportional to d MP d 
where M I.D is the effective inductor multiplication factor in the presence of a delay. Note that, unlike an amplitude mismatch, a delay error changes the shape of Di L(eff) to trapezoidal and its impact is worse under higher switching frequencies.
Non-linear error
Non-linearities in replica current i R constitute another error source (as amplitude and delay errors are linear effects). These non-linear errors result from non-idealities in the circuit, such as the exponential response of RC poles in the signal path. For instance, driving and sinking a constant square current into and from a capacitor produces a triangular voltage, which when multiplied by a transconductor generates the triangular current desired in i R . However, considering current levels are low to decrease quiescent power losses and therefore extend battery life, the presence of a parasitic resistance across the aforementioned filter capacitor, as shown in Fig. 5a , distorts the otherwise linear response with higher order components (i.e. the exponential RC time-constant response produces nonlinearities in i R ). Note the equivalent series resistance (R ESR.L ) of L O in the power stage of a switching supply ( www.ietdl.org R ESR.L are typically large and small enough, respectively, to produce unobservable non-linear effects in i L .
A second-order polynomial with respect to time approximates the effects of the exponential relationship in i R and i L reasonably well while simultaneously simplifying the math. The fact is the coefficient of the second-order term of an exponential is considerably larger than those of higher order components, as seen from its Taylor-series expansion
where second-order coefficient A 2 /2 is greater than the third and all others. (Amplitude and delay errors already account for errors in linear term At.) Fig. 6 shows how this simplifying assumption preserves the general characteristics of the nonlinearity shown in Fig. 5 . Adding the secondorder term, however, also affects the amplitude of the signal, which was already addressed in the analysis of fractional amplitude-error coefficient K A . As a result, scaling factor K is used to normalise the otherwise amplitude-affected replica current i 0 R (shown as its inverse 2i 0 R in Fig. 6 to appreciate how it relates to i L ) into 2i R to decouple non-linear effects from amplitude and delay errors.
To understand the impact of non-linearity on i l(eff) , it is helpful to first recall that the rising and falling inductor current is a function of the rising and falling rates of i L when subjecting L O to on-and off-time voltages of V IN -v O and 2v O , respectively, as M P switches on and off
and
where the effects of parasitic resistor R ESR.L are negligible and m R and m F are the linear rising and falling coefficients of i l . Inverting replica current 2i R must therefore include scaling factor K and the aforementioned linear rising and falling coefficients to retain the amplitude and first-order term of i L while succumbing to the effects of rising and falling non-linear terms a R and a F
where K, by definition, is the constant that equates the amplitudes of i l and 2i R (i.e. i l.R and 2i R.R at time t on and i l.F and 2i R.F at t off )
which, for the purpose of this discussion, is a constant. The sign of non-linear terms a R and a F is consistent with exponential distortion in i R (Fig. 6 ).
As before, the effective inductor multiplication factor, as it relates to switching converters, is the ratio of the peak-topeak values of i L and i L(eff) . Effective output ripple ac current i l(eff) is the sum of i l and i R (or the difference between i l and 2i R ) so rising and falling i l(eff) with a nonlinear error amount to 
The polarity of the second-order (i.e. squared) term indicates i l(eff) is concave and larger than i l.R during M P 's on time (i.e. rising portion of i L ) and convex and smaller than i l.F during M P 's off time (i.e. falling part of i L ), as seen in Fig. 6 . Unlike the amplitude and delay errors, however, the maximum error (i.e. Di L(eff) ) does not occur at transitional points t on or t off . Differentiating i l(eff).R and i l(eff).F and equating to zero reveals the maximum error occurs half-way through t on and t off di l(eff )R dt
and 
Additionally, for equilibrium and steady-state conditions, the ripple must rise as much as it falls every period, which means i R.R at t on must equate to 2i R.F at t off and second-order coefficients a R and a F consequently also relate through the ratio of d 
which means the worst-case variation during a rising i l event equals that of its falling counterpart. Recalling Di L is the product of rising rate m R and t on and the current-based inductor multiplication factor is the ratio of Di L and Di L(eff)
where M I.N is the multiplication factor in the presence of nonlinear error a, reveals that the decreasing effect of a nonlinearity in i R on M I.N is more pronounced with slower rise and fall times because the mid on-and off-time (i.e. worst case) differences between a linear and an exponential (or second-order) response is worse (i.e. greater) as more time elapses (i.e. slower di L /dt rates). Given the true nature of non-linearity effects in RC circuits, it is useful to consider the time constant that produced a in the first place with respect to switching period T SW , in other words, R T C T or L O /R ESR.L time-constant t a . In this sense, a is inversely proportional to t a (i.e. a small a value corresponds to a large t a ), which means an infinitely large t a produces no discernable non-linear effects in i R within finite switching period T SW (i.e. the multiplier circuit integrates its square input current perfectly and therefore produces a nearly flawless triangular current) and yields a substantially high inductor multiplication factor.
Combined effects
Although replica current i R contains amplitude, delay and nonlinearity errors, one of these often dominates and determines the nature of the resulting response. The inductor multiplier, by design, should balance and trade-off the dominant error for another to minimise the total variation in effective output inductor current i L(eff) , producing in the process a combined effect. In the case where amplitude (i.e. K A ) and delay (i.e. www.ietdl.org yielding a worst-case peak-to-peak ripple at M P 's switching transitions t on and t off . On the other hand, as shown in Fig. 7b , in the event t a effects dominate over those of K A and t d , the peak ripple occurs closer to half-way through M P 's on and off conduction times (i.e. at 0.5t on and 0.5t off ).
In the first case, when amplitude and delay errors dominate (Fig. 7a) , the total peak-peak error can be divided into two parts: the portion impacted by all K A , t d and t a and the one only due to K A . The sums of the two parts at the end of the on time and at the end of the off time are, respectively
The multiplication factor, again defined in terms of current, is a ratio with Di L in the numerator and the above expression in the denominator. In the case where a is substantially small (or t a practically infinite and scaling factor K nearly one), the multiplication factor simplifies to
The likelihood t a effects dominate over those of K A and t d (Fig. 7b) , however, is low because the degree of nonlinearity required to overwhelm amplitude error and delay errors (given practical K A and t d values of 5 -10% and 50-100 ns) is unrealistically high (e.g. t a must be below 5 -20% of T SW ). Even if non-linearity is introduced intentionally, there is no reason to make it dominant. 19, a value that is 13% off its target. Simulation results of several cases, in fact, show the error is usually within 10% and less often up to 20%. The accuracy ultimately improves when one factor is considerably larger (i.e. its corresponding error is negligible) or smaller (i.e. its corresponding error is dominant) than the others, which is more likely to occur in a practical application.
Realistic inductor multipliers in switching regulators
Thus far, inductor multiplication factor M I has been defined as the ratio of inductor ripple current Di L to effective ripple current Di L(eff) . However, because the overriding objective of a switching regulator (Fig. 1) is to suppress variations in output voltage v O , and increasing (or multiplying) L O is only a means to reducing steady-state voltage ripple Dv O , a currentbased definition is not always as meaningful as a voltagebased one. The fact is output capacitor C O integrates Di L(eff) and the shape and frequency content of Di L(eff) (not just the amplitude) determine Dv O . For example, while the same Di L(eff) ripple could result from gain error (as shown with triangular Di L(eff) in Fig. 8a ) or delay (as with trapezoidal Di L(eff) in Fig. 8b ) alone or a combination of both, the same peak-to-peak output ripple voltage (i.e. Dv O ) does not necessarily result. Therefore the efficacy of the multiplier (i.e. the amount by which the effective inductance appears larger) should also be characterised by the ratio of Dv O with and without the benefit of i R (as denoted by M V ). If the voltage across R ESR.C (i.e. Dv ESR ) overwhelms that of C O (i.e. Dv C ), however, output ripple voltage Dv O is only a linear translation
, which means current-based multiplication factor M I , when applied to high-ESR capacitors, is equivalent to its voltagebased counterpart, that is, M I equals M V . In general, M I does not account for the shape of i L(eff), and M V accounts for it in the manner most relevant to switching regulators: output ripple voltage accuracy.
Voltage-based inductor multiplication factor M V for low-ESR output capacitors is the ratio of Di L to Di L(eff) , but integrated by C O . Deriving the output voltage ripple effects of i L alone without the multiplier amounts to integrating half the ac inductor current ripple into C O from time t a to t b (i.e. half period T SW ) in Fig. 8a , which is the area under the specified triangle
where Dv O.L is the output ripple without the multiplier and t a and t b mark the points when ac current i l crosses zero, which coincide with the points when ac current i l(eff) crosses zero, but only if amplitude is the dominant error (Fig. 8a) . In general, the boundaries for the integral of i l(eff) are not straightforward because the different combinations of errors affect the shape of the waveform drastically. However, in a simple case, such as when delay is the only error, integrating i l(eff) into C O from t c to t d in Fig. 8b yields multiplied output ripple Dv O.L(eff) , which is proportional to the area of the highlighted trapezoid (i.e. the average of the parallel sides times the distance between them)
where A, B, C and Dt are the current levels and time intervals labelled in Fig. 8b . Voltage-based inductor multiplication factor M V for the simplified case of t d therefore becomes
which means M V.D is less sensitive to d MP (and d 0 MP ) than M I.D in the presence of delay errors only. In fact, for a gain of 10 H/H in terms of M V.D , t d can be no more than 1.25% of T SW (e.g. less than 12.5 ns for a 1 MHz converter and less than 1.25 ns for a 10 MHz converter), unless duty cycles are at their extremes (e.g. 1 or 99%). In feedback schemes, where i L is sensed and then replicated, sensing and applying i R to v O in less than 1.25-12.5 ns is considerably difficult under low-quiescent current conditions. Although feed-forward techniques [13] partially decrease this delay by deriving Di L information from further back in the ac path, matching and tracking delays down to 1.25-12.5 ns remains a substantial challenge.
Simplifying the case to only delay errors, however, does not account for the possible cancelling effects of gain error and non-linearity. Non-linearity errors, in fact, accelerate the rising rate of 2i R (Fig. 6 ) and therefore offset the effects of delay errors. Fig. 9 illustrates an optimal case where time constant t a is sufficiently small to offset t d and allow 2i R to lead i L for part of the period, even when t d is 10% of T SW . Even though the impact on Di L(eff) is not as significant, Di L(eff) now crosses zero more often, as i R shifts from leading to lagging i l , which means Dv O rises and falls more frequently and charges and discharges C O less (i.e. Dv O is smaller). (Fig. 9 also shows how v O , without the benefit of i R , exceeds its counterpart substantially because the unabated inductor current ripple Di L now charges and discharges C O .) For comparison, M V is 1.25 H/H when t d is 10% of T SW and other errors are negligibly small and 11.5 H/H when t d is 10%, K A is 10%, and t a is 22% of T SW , and for the simulation in Fig. 9 T SW is 10 MHz.
In practice, delay t d and gain K A errors are unavoidable, and offsetting their effects with non-linearity t a is better but not perfect. With respect to t d , the effects on inductor multiplication factor M V are worse at high frequencies, when a small delay of 10 ns constitutes 10% of a 100 ns period T SW , which barring K A and t a errors, constrains M V to less than 2 H/H, as shown by the black trace in Fig. 10a . The same delay would only be 0.1% of a 10 ms period, and so at 100 kHz, M V could be as high as 125 H/ H. Similarly, neglecting other errors, a time constant less than 200% of T SW or a gain error more than 10% would Figs. 10b and 10c, respectively) . Furthermore, without nonlinearity (i.e. t a is infinite) a 10% delay and 10% gain error would limit M V to less than 2 H/H (as denoted by the light gray trace in Fig. 10b ), negating almost entirely the cancellation purpose of i R . However, intentionally reducing time constant t a to 20% of T SW in the presence of these errors increases M V to 10 H/H. A similar adjustment of t a is just as effective when t d is 2.5% and K A is 5% (Fig. 10b) . Note Fig. 10 includes the combined effects of amplitude, delay and non-linearity errors and illustrates how various relative combinations of these errors alter the resulting multiplication factor of the circuit. Also note that even though the expressions derived earlier neglected the effects of a ripple in v O , the simulation results shown do not, for they include the effects of C O and R ESR.C both of which produce this ripple. Nevertheless, the derived expressions for the most part predict the results well because the ripple in the output of a switching supply, by design, is small. Two of the examples discussed above were simulated, and the results are summarised in Table 1 . In the first, just as in the experimental results shown in Fig. 2 , K A is 30%, t d is 3.5% and t a is practically infinite. The simulated multiplication factors in this case are modest, but they agree with the experimental result and are predicted by (28), which is applicable because of the negligible nonlinearity. In the second case, K A is 10%, t d is 10% and t a is 22%, which are the conditions chosen to demonstrate an optimal combination of delay and non-linearity, as depicted in Fig. 9 ; by itself, t d would prohibit a worthwhile multiplication factor. Note that even though t d is only 10 ns (and it would be difficult to achieve a lower t d ), t d remains a considerable fraction of T SW , which is only 100 ns. Nevertheless, due to the cancellation effect of nonlinearity, M V is 11.5 so the multiplier circuit suppresses the output voltage ripple by more than an order of magnitude.
Generally, in increasing inductor multiplication factor M V , partially cancelling the effects of one dominant error requires making one or two of the remaining errors equally significant. Additionally, the sensitivity of M V to K A in light of moderate-to-large delay and non-linearity is lower (i.e. dark and light grey traces are relatively flat in Fig. 10c ) when compared to t d and t a under similar conditions (as shown with the dark and light grey traces in Figs. 10a and  10b) , which means the effects of t d overwhelm those of K A, and t a is more effective in compensating for t d . Given delays in the signal path of i L and i R and that output inductance L O can vary by as much as 40% or more with process corners and temperature, a post-processing tuning or trimming scheme with at least first-order temperaturetracking features is necessary, and performing this calibration cycle in situ and periodically is ideal, but maybe not essential.
Conclusions
Current-mode inductor multipliers for switching powersupply applications suffer from sensitivity to delay (i.e. t d ), gain error (i.e. K A ) and non-linearity (i.e. time constant t a ) in the replica current (i.e. i R ) supposed to cancel the ac component of inductor current i L . While a gain error in i R retains the triangular shape desired in switching power supplies, delay and non-linearity induce trapezoidal and sinusoidal current signals. Ultimately, however, their effects on regulator accuracy (i.e. output ripple voltage Dv O ) depend on output capacitor C O and its equivalent series resistance R ESR.C , given low R ESR.C values integrate effective output current i L(eff) and large R ESR.C values only linearly translate i L(eff) , which is why inductor multiplication factor M V is best based on voltage ripple Dv O and not on current ripple Di L(eff) . Ultimately, given typical circuit delays of 50 -100 ns and practical state-ofthe-art switching frequencies of 5 -10 MHz, M V is particularly sensitive to delay, but tuning or trimming nonlinearity can offset those effects and yield an M V on the order of 10 H/H. Non-linearity aside, in maximising M V , sensing i L to generate i R , as presented in [5, 6, 9, 11] , is more challenging than predicting i R with feed-forward techniques, as in [10, 13] , because the latter offsets delay by tapping further back in the ac-signal chain. Matching and tracking the feed-forward delay in i R to the delay in i L remains a practical challenge, but in this way, the total delay between i R and i L might realistically stay within 5 -10 ns so that a factor of roughly 10 H/H may be achieved at 5 -10 MHz, where 50-100 nH on-chip inductors start becoming viable. The possibility of fully integrating the switching power supply on chip (i.e. system-on-chipsolution) while producing state-of-the-art performance 
